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(57) ABSTRACT
A capacitive trans-impedance amplifier circuit with charge
injection compensation is provided. A feedback capacitor is
connected between an inverting input port and an output port
of an amplifier. A MOS reset switch has source and drain
terminals connected between the inverting input and output
ports of the amplifier, and a gate terminal controlled by a
reset signal. The reset switch is open or inactive during an
integration phase, and closed or active to electrically connect
the inverting input port and output port of the amplifier
during a reset phase. One or more compensation capacitors
are provided that are not implemented as gate oxide or MOS
capacitors. Each compensation capacitor has a first port
connected to a compensation signal that is a static signal or
a toggling compensation signal that toggles between two
compensation voltage values, and a second port connected
to the inverting input port of the amplifier.
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CAPACITIVE TRANS-IMPEDANCE
AMPLIFIER CIRCUIT WITH CHARGE
INJECTION COMPENSATION
STATEMENT REGARDING GOVERNMENT
RIGHTS
This invention was made with Government support under
Government Contract Reference No. NNX13AE57G
awarded by National Aeronautics and Space Administration
(NASA) Advanced Research Projects Agency. The Govern-
ment has certain rights in this invention.
BACKGROUND
1. Field
The present disclosure relates to an amplifier circuit, and
more particularly, to a capacitive trans-impedance amplifier
circuit implemented as a part of a pixel architecture and
interfacing with a sensing device such as a photodetector.
2. Description of the Related Art
Capacitive Trans-Impedance Amplifier (CTIA) circuits
have been utilized in a variety of applications, for example,
in pixel architectures for use with photodetectors. A CTIA
circuit converts an input photocurrent or photocharge (for
example, from infrared radiation) into an output voltage.
The charge-to-voltage conversion gain (usually expressed in
microvolts per electron) is determined by the CTIA feedback
capacitance. For low levels of infrared radiation and in order
to achieve low input-referred noise, the conversion gain
needs to be high, which in turn means that the CTIA
feedback capacitance needs to be small (e.g., less than 2
femtofarads). In such a scenario, the charge injected by the
MOS reset transistor at the CTIA input at the end of the reset
phase (when the MOS reset transistor turns off) leads to a
large voltage error at the CTIA output. This voltage error
significantly reduces the available voltage swing at the
CTIA output.
There is a need in the art for a CTIA circuit that can
effectively compensate the charge injected by the MOS reset
transistor at the CTIA input when the MOS reset transistor
turns off. It should also be recognized that the injected
charge is subject to variability because it depends on a
number of factors such as the slope of the reset clock signal
and the impedance at the CTIA input and output. Therefore,
there is a need in the art for a CTIA circuit that enables
control of, and adjustability in, the amount of charge com-
pensation. It is desirable for the elements of the CTIA circuit
to be implemented over a relatively small layout area. It is
further desirable to have the ability to compensate small
amounts of charge (less than the channel charge of a
minimum-sized MOS transistor) and to have uniform charge
compensation across the pixel array.
SUMMARY
According to an aspect of the invention, a capacitive
trans-impedance amplifier (CTIA) circuit with charge injec-
tion compensation is provided. The CTIA circuit includes an
amplifier having at least an inverting input port and an
output port, and a feedback capacitor connected between the
inverting input port of the amplifier and the output port of
the amplifier. A reset switch is implemented as a MOS
transistor that has a gate terminal, a source terminal and a
drain terminal, the source terminal and the drain terminal
being connected between the inverting input port and the
output port of the amplifier. The gate terminal is controlled
2
by a reset signal. The reset switch is configured to be in a
closed or active state for establishing a conductive path
between the inverting input port of the amplifier and the
output port of the amplifier during a reset phase, and
5 configured to be in an open or inactive state during an
integration phase. One or more compensation capacitors are
provided, wherein each compensation capacitor is not
implemented as a gate oxide or a MOS capacitor. Each
compensation capacitor has a first port connected to a
10 
compensation signal that is a static signal or a toggling
compensation signal that toggles between a first compensa-
tion voltage value and a second compensation voltage value.
Each compensation capacitor has a second port connected to
15 the inverting input port of the amplifier. A photodiode may
be connected to the inverting input port of the amplifier. The
photodiode is biased to generate a photocurrent upon receiv-
ing photons.
In a preferred embodiment, at least one of the one or more
20 compensation capacitors is a metal-oxide-metal capacitor.
The metal-oxide-metal capacitor may include routing metals
separated by an oxide material, and having at least one of a
lateral finger structure or a vertical structure with two metal
layers separated by an oxide layer. One or more of the
25 compensation capacitors may be a metal-oxide-poly capaci-
tor that includes an oxide layer that is used as an isolation
layer between a routing metal and a polysilicon layer.
According to an aspect of the invention, the one or more
compensation capacitors are a plurality of compensation
30 
capacitors configurable to collectively produce a compen-
sation charge deposited at the inverting input port of the
amplifier. The compensation charge can be controlled by the
number of the plurality of compensation capacitors that
35 receive the toggling compensation signal instead of the static
signal.
According to an aspect of the invention, at least one of the
first or the second compensation voltage value of the tog-
gling compensation signal is generated by one or more
40 digital-to-analog converters (DACs). The one or more
DACs have an input port configured to receive a digital
signal capable of having a plurality of combinations of bit
values for allowing control of, and variation in, a compen-
sation charge deposited at the inverting input port of the
45 amplifier.
According to another aspect of the invention, a pixel array
for a CMOS image sensor is provided. The pixel array has
a plurality of pixels arranged in a plurality of rows and a
plurality of columns. Each pixel includes a CTIA circuit, for
50 example, with the characteristics set forth above. A transi-
tion time of the reset signal from the reset phase to the
integration phase may be relatively slow (e.g., greater than
100 nanoseconds) in order to decrease the amount of charge
injected at the inverting input port of the amplifier and to
55 enhance uniformity of the output voltage response across the
pixel array.
The invention advantageously allows the reset transistor
to be minimum-sized in order to substantially reduce or
minimize the amount of charge injected at the inverting
60 input port of the amplifier. At the same time, the compen-
sation capacitor (preferably metal-oxide-metal capacitor)
can be implemented to provide less compensation charge
than the channel charge of a minimum-sized MOS reset
transistor. Notably, the compensation capacitor can have a
65 low capacitance value (for example, less than 2 femtofarads)
and take a small layout area. The metal-oxide-metal com-
pensation capacitors can be implemented by running com-
US 9,479,116 B2
3
pensation control signal metal lines in proximity to a metal
layer electrically connected to the inverting input port of the
amplifier.
A unique advantage of the invention is that a plurality of
compensation capacitors can be provided, each being either
toggled or in a static state, thereby allowing control of and
variation in the amount of charge compensation. Alterna-
tively, or in addition, one or more DACs can be utilized to
adjust one or more compensation voltage values of the
toggling compensation signals in order to allow control of
and variation in the amount of charge compensation. In
addition, the invention provides a simple method of inject-
ing an adjustable signal at the inverting input port of the
amplifier, which can be beneficial for screening of defective
pixels and testing of the CTIA circuits before hybridization
to a detector layer.
BRIEF DESCRIPTION OF THE DRAWINGS
Other systems, methods, features, and advantages of the
present disclosure will be or will become apparent to one
with skill in the art upon examination of the following
figures and detailed description. It is intended that all such
additional systems, methods, features, and advantages be
included within this description, be within the scope of the
present disclosure, and be protected by the accompanying
claims. Component parts shown in the drawings are not
necessarily to scale, and may be exaggerated to better
illustrate the important features of the present disclosure.
The first digit of each reference number generally indicates
the figure in which the element first appears. In the drawings,
like reference numerals designate like parts throughout the
different views, wherein:
FIG. 1A is a schematic diagram of a Capacitive Trans-
Impedance Amplifier (CTIA) circuit with charge injection
compensation according to an embodiment of the present
invention;
FIG. 1B is a series of graphs showing a reset signal and
compensation signals for operating the CTIA circuit of FIG.
1A according to one of various configurations wherein all
compensation capacitors are toggled;
FIG. 2 is a graph indicating output voltage error of a CTIA
circuit as a function of a transition time of a reset signal
according to an embodiment of the present invention;
FIG. 3A is a schematic diagram of a CTIA circuit that uses
an n-bit Digital-to-Analog Converter (DAC) for charge
injection compensation according to an embodiment of the
present invention;
FIG. 3B includes two graphs showing a reset signal and
a compensation signal for operating the CTIA circuit of FIG.
3A according to one of various configurations;
FIG. 4A is a schematic diagram of a CTIA circuit having
multiple differently-sized compensation capacitors and a
PMOS reset switch according to an embodiment of the
present invention;
FIG. 4B is a timing diagram showing a reset signal and
toggling compensation signals for operating the CTIA cir-
cuit of FIG. 4A according to one of various configurations,
wherein each compensation capacitor receives a toggling
compensation signal;
FIG. 4C is a timing diagram showing a reset signal and
compensation signals for operating the CTIA circuit of FIG.
4A according to one of various configurations, wherein only
the first compensation capacitor receives a toggling com-
pensation signal;
FIG. 4D is a timing diagram showing a reset signal and
compensation signals for operating the CTIA circuit of FIG.
4
4A according to one of various configurations, wherein only
the second compensation capacitor receives a toggling com-
pensation signal;
FIG. 4E is a timing diagram showing a reset signal and
5 compensation signals for operating the CTIA circuit of FIG.
4A according to one of various configurations, wherein only
the first and the second compensation capacitors receive
toggling compensation signals;
FIG. 5A is a schematic diagram of a CTIA circuit having
10 multiple differently-sized compensation capacitors and an
NMOS reset switch, according to an alternative embodiment
of the present invention;
FIG. 5B is a series of graphs showing a reset signal and
compensation signals for operating the CTIA circuit of FIG.
15 5A according to one of various configurations, wherein each
compensation capacitor receives a toggling compensation
signal;
FIG. 6A is a schematic diagram of a compensation signal
generator, wherein the high and low compensation voltage
20 values are driven by two DACs, according to an embodi-
ment of the present invention;
FIG. 6B shows a CMOS control signal and a compensa-
tion signal, the former being the input and the latter the
output, of the compensation signal generator of FIG. 6A;
25 FIG. 7A is a schematic diagram of a compensation signal
generator, wherein the high compensation voltage value is
generated by a DAC and the low compensation voltage
value is ground, according to an embodiment of the present
invention;
30 FIG. 7B shows a CMOS control signal and a compensa-
tion signal, the former being the input and the latter the
output, of the compensation signal generator of FIG. 7A;
FIG. 8A is a schematic diagram of a compensation signal
generator, wherein the low compensation voltage value is
35 generated by a DAC and the high compensation voltage
value is the supply voltage according to an embodiment of
the present invention;
FIG. 8B shows a CMOS control signal and a compensa-
tion signal, the former being the input and the latter the
40 output, of the compensation signal generator of FIG. 8A;
and
FIG. 9 is a schematic diagram of a pixel array for a CMOS
image sensor, wherein each pixel of the pixel array includes
a CTIA circuit according to an embodiment of the present
45 invention.
DETAILED DESCRIPTION
Apparatus, systems and methods that implement the vari-
50 ous features of the present disclosure will now be described
with reference to the drawings. The drawings and the
associated descriptions are provided to illustrate some
implementations of the present disclosure and not to limit
the scope of the present disclosure. Throughout the draw-
55 ings, reference numbers are reused to indicate correspon-
dence between reference elements.
FIG. 1A shows a Capacitive Trans-Impedance Amplifier
(CTIA) circuit 100 with charge injection compensation. The
discussion begins with a general description of the elements
60 of the CTIA circuit 100 and their functionality.
The amplifier 102 shown in FIG. 1A is a differential input
amplifier having a non-inverting input port (V+) connected
to a reference voltage (Vref) which may be held substantially
constant; an inverting input port (V—); and a single-ended
65 output port (Vout). Alternatively, the amplifier 102 may be
a single-ended amplifier with an inverting input port and a
single-ended output port. The amplifier 102 has a high gain
US 9,479,116 B2
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in order to maintain the inverting input port (hereinafter
denoted by Vdet) substantially as a virtual ground. The
inverting input port (Vdet) may be connected to a detector
that includes, for example, a photodiode 101. The photo-
diode 101 is biased to generate a photocurrent upon receiv-
ing photons.
The photodiode 101 as used herein refers to any electronic
element that produces photoelectrons in response to light.
The photodiode may be a p-n junction diode, a p-i-n junction
diode (with an undoped intrinsic semiconductor region
between a p-type and an n-type semiconductor), or various
other photodiodes. Alternatively, the CTIA circuit 100 may
be connected to other devices or elements that produce a
current or charge at the inverting input port (Vdet). In certain
hybrid implementations, the photodiodes 101 may be imple-
mented on a detector wafer that is separate from the CMOS
wafer on which the CTIA circuit is implemented. The
detector wafer may be connected to the CMOS wafer via
indium interconnects.
A feedback capacitor 104 is connected between the invert-
ing input port (Vdet) and the output port (Vout) of the
amplifier 102. The feedback capacitance Cfb may be, for
example, 2 femtofarads (fF) or smaller to support a high
conversion gain, as discussed in further details below with
respect to charge injection.
A reset switch 106 is implemented as a MOS transistor
having a gate terminal, a source terminal and a drain
terminal. The source terminal and the drain terminal are
connected between the inverting input port (Vdet) and the
output port (Vout) of the amplifier 102. The gate terminal is
controlled by a reset signal 108 denoted by RSTB. The reset
switch 106 is configured to be in a closed or active state for
establishing a conductive path between the inverting input
port (Vdet) and the output port (Vout) during a reset phase.
The reset switch 106 is further configured to be in an open
or inactive state during an integration phase.
In the embodiment shown in FIG. lA, the reset switch 106
is a PMOS transistor. In another embodiment, the reset
switch 106 may be an NMOS transistor without limiting the
scope of the present invention. In an NMOS implementa-
tion, the polarity of the reset signal 108 and compensation
signals COMP(0) 110(0) and COMP(l) 110(1) would be
reversed, for example, as discussed below with respect to
FIGS. 5A and 5B. In an NMOS implementation, the pho-
tocurrent Iph of the photodiode 101 would instead flow from
the inverting input port (Vdet) to ground or a low voltage
port.
FIG. 1B is a series of graphs showing an example of the
reset signal (RSTB 108) for operating the CTIA circuit 100
of FIG. lA. The reset signal (RSTB 108) has a first voltage
value during the reset phase, and a second voltage value
greater than the first voltage value during the integration
phase. In a preferred embodiment, the PMOS reset switch
106 is turned on fully during the reset phase and turned off
fully during the integration phase. The first voltage value of
the reset signal (RSTB 108) may be substantially equal to
zero (ground), and the second voltage value may be equal to
a high voltage value corresponding to the voltage supply
(Vdd supply).
During the reset phase, the PMOS reset switch 106
connects the inverting input port (Vdet) and the output port
(Vout) of the amplifier 102 in order to reset the output port
(Vout) to the reset value (e.g., Vref). Also, during the reset
phase, the charge on the feedback capacitor (Cfb 104) is
cleared. During the integration phase, the PMOS reset
switch 106 opens (or is deactivated). The photocurrent Iph
of photodiode 101 flows through and is integrated as charge
6
on the feedback capacitor (Cfb 104). Since the inverting
input port (Vdet) remains substantially at a virtual ground,
the voltage Vout at the output port decreases with time
during the integration phase as the charge stored on Cfb 104
5 increases. In an NMOS implementation, for which the
photocurrent Iph of the photodiode 101 flows from the
inverting input port (Vdet) to ground, the voltage Vout at the
output port increases with time during the integration phase.
For small photocurrents, the feedback capacitance Cfb is
l0 designed to be small (e.g., 2 IF or less). This increases the
charge-to-voltage conversion gain of the CTIA circuit 100
and also decreases its input-referred noise (in electrons).
Indeed, the conversion gain of the CTIA circuit 100 (in
15 µV/e—) is inversely proportional to Cfb and more particu-
larly, equals qe/Cfb where qe is the charge of the electron.
In order to illustrate the advantages of the compensation
capacitors of the present invention, this paragraph discusses
some of the problems associated with charge injection in the
20 absence of adequate compensation. When the reset signal
(RSTB 108) switches from a first voltage value (a low
voltage value for PMOS implementations) to a second
voltage value (a high voltage value for PMOS implemen-
tations), the PMOS reset switch 106 turns off and some
25 portion of its channel charge is injected as positive charge
Aq at the inverting input port (Vdet). Without adequate
compensation, this positive charge Aq would be integrated
on Cfb 104 and, and as soon as the CTIA circuit 100 settles,
would lead to a voltage error at the CTIA output equal to
so AVerr--Aq/Cfb. For a small feedback capacitance (e.g., less
than 2 IF), the absolute value of AVerr can be quite large (>I
V). More particularly, IAVerrl is large in part because the
feedback capacitance is designed to have a low value to
support a high gain for detection of small photocurrents.
35 Considering the negative sign of the voltage error, the CTIA
output at the start of integration is AVerr below the reset
voltage. This results in a significant loss in output voltage
swing (as high as 50% in certain embodiments), where
voltage swing, as used herein, refers to the difference
4o between the maximum and the minimum output voltage
within the linear range of the amplifier 102. In order to
maximize the signal dynamic range, it is desirable to have an
output voltage swing that is as close as feasible (and as
allowed by the design parameters and concerns) to the
45 difference between Vdd supply and Vss, which are the
maximum and minimum voltage values of the power supply
terminals for the CTIA circuit 100, respectively. Vss may be
substantially equal to zero (ground) in CMOS sensor appli-
cations. In order to prevent or substantially reduce the loss
50 of output swing due to the reset switch charge injection, a
compensation charge of opposite polarity is deposited at the
inverting input port (Vdet).
The CTIA circuit 100 includes one or more compensation
capacitors 112(0) and 112(1). Each compensation capacitor
55 is not implemented as a gate oxide or a MOS capacitor and
hence its capacitance can be smaller than that of a minimum-
sized MOS capacitor. In the embodiment shown in FIG. lA,
the CTIA circuit 100 includes two differently-sized com-
pensation capacitors Cc(0) 112(0) and Cc(l) 112(l). The
60 first port of the first compensation capacitor Cc(0) 112(0) is
connected to a first compensation signal COMP(0) 110(0),
and the first port of the second compensation capacitor Cc(1)
112(1) is connected to a second compensation signal COMP
(1) 110(1). Each compensation capacitor has a second port
65 connected to the inverting input port (Vdet). Each compen-
sation signal may be a static signal or, as shown as an
example in FIG. 113, a toggling compensation signal that
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toggles between a first compensation voltage value and a
second compensation voltage value.
The CTIA circuit 100 utilizes compensation capacitors
that compensate the charge injected by the reset switch at the
inverting input port (Vdet). More particularly, as the reset
signal (RSTB 108) switches from the first voltage value (low
for PMOS switch implementations) to the second voltage
value (high for PMOS switch implementations), the reset
switch 106 turns off and injects charge (e.g., Aq) at the
inverting input port (Vdet). The toggling compensation
signals COMP(0) 110(0) and COMP(1) 110(1) are timed
such that they switch from a first compensation voltage
value (high for PMOS switch implementations) to a second
compensation voltage value (low for PMOS switch imple-
mentations) after the reset switch 106 turns off. This timing
ensures that the compensation charge has an opposite polar-
ity of the charge injected by the reset switch and that all the
compensation charge is deposited at the inverting input port
(Vdet) instead of flowing through the reset switch to the
output port (Vout).
If both compensation signals COMP(0) 110(0) and
COMP(1) 110(1) are toggling as shown in FIG. 113, the total
compensation charge equals (Cc(0)+Cc(1))(Vcomp_high—
Vcomp_low), where Vcomp_high and Vcomp_low are the
high and low compensation voltage values, respectively. If
only COMP(0) 110(0) is toggling, then the compensation
charge equals Cc(0) (Vcomp_high—Vcomp_low). Similarly,
if only COMP(1) 110(1) is toggling, then the compensation
charge equals Cc(1)(Vcomp_high—Vcomp low). If Cc(0)
and Cc(1) are binary ratioed, then this example shows that
the compensation charge can take four discrete values (from
zero compensation to maximum compensation), depending
on whether COMP(0) 110(0), COMP(l) 110(1) or both are
toggling. The first compensation voltage Vcomp_high may
be a high voltage corresponding to the supply voltage (Vdd
supply), and the second compensation voltage Vcomp_low
may be substantially equal to zero (ground). Also, as will be
discussed later, another method of adjusting the compensa-
tion charge is by varying one or both of the first and second
compensation voltages Vcomp_high and Vcomp_low by
means of Digital-to-Analog Converters (DACs). In sum-
mary, the toggled compensation capacitors collectively
deposit a compensation charge with an opposite polarity of
the charge injected at the inverting input port (Vdet) by the
reset switch. As a result, there is no negative voltage error at
the CTIA output and the CTIA output swing is maximized.
It is desirable for the MOS reset transistor to be minimum-
sized in order to minimize its channel charge and hence the
charge injected at the inverting input port (Vdet). The
portion of the reset transistor channel charge that is injected
at Vdet is further minimized by having a slow transition of
RSTB signal at the end of reset as shown in FIG. 1B. Since
not all the channel charge from the MOS reset transistor
ends up at Vdet, the compensation charge needs to be
smaller than the channel charge of a minimum-sized MOS.
However, this is not a problem for the CTIA circuit accord-
ing to the invention because the compensation capacitor is
not implemented as a gate oxide or MOS capacitor. It can
therefore be designed to provide as small of a compensation
charge as needed to cancel the charge injected by the
minimum-sized MOS reset transistor 106. As a result, the
reset transistor and the one or more compensation capacitors
take a small layout area.
In a preferred embodiment, one or more of the compen-
sation capacitors are metal-oxide-metal capacitors including
routing metals separated by an oxide material. One or more
of the compensation capacitors may have a lateral structure
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in which metals are coupled on the same level. The coupling
can be made using a finger structure to increase capacitance
per unit area. One or more of the compensation capacitors
may have a vertical structure with two metal layers on
5 different levels separated by an oxide layer.
One or more of the compensation capacitors may be
implemented as a metal-oxide-poly capacitor. A metal-ox-
ide-poly capacitor includes an oxide layer that is used as an
isolation layer between a routing metal and a polysilicon
to layer. Alternatively, a combination of metal-oxide-metal and
metal-oxide-poly capacitors may be utilized in the CTIA
circuits.
The discussion now turns to unique advantages of the
15 invention with respect to control of and variation in a
compensation charge deposited at the inverting input port
(Vdet). According to an embodiment, the invention advan-
tageously utilizes more than one compensation capacitors
collectively to produce a compensation charge deposited at
20 the inverting input port (Vdet). The compensation charge is
controlled by the number of the compensation capacitors
that receive the static signal, and the number of the plurality
of compensation capacitors that receive the toggling com-
pensation signal. If n binary-scaled compensation capacitors
25 (Cc(0) to Cc(n-1)) are used, there are 2^n (two to the power
of n) possible compensation settings.
A plurality of CTIA circuits 100 shown in FIG. lA may
be utilized in a pixel array (as discussed in further details
below with respect to FIG. 9). In this case, the reset and
so compensation signals are common to a number of pixels and
span a large distance. Because of RC propagation delay, the
rise and fall times of the compensation signals and the reset
signal transition time may vary across the array. The reset
signal transition time refers to the RSTB rise time 109 for
35 implementations that utilize a PMOS reset switch (e.g.,
FIGS. lA and 113), and RST fall time 509 for implementa-
tions that utilize a NMOS reset switch (FIGS. 5A and 513).
The invention advantageously provides uniformity in charge
injection amongst the pixels because the transition time is
4o designed to be much longer than the RC propagation delay
of the reset signal. The invention also advantageously pro-
vides uniformity in charge compensation because the rise
and fall times of compensation signals do not affect the
amount of compensation charge deposited at the inverting
45 input port (Vdet). As a result, the pixels have uniform
characteristics and responses despite variations in reset and
compensation signal timing.
FIG. 2 is a graph plotting error in the output voltage
(Vout) of a CTIA circuit (e.g., the CTIA circuit 100 shown
50 in FIG. lA) as a function of a transition time of a reset signal
(e.g., RSTB rise time 109 shown in FIG. 113). The y-axis is
a linear scale of error in output voltage of the CTIA circuit
(Vout) in millivolts (mV), and the x-axis is a logarithmic
scale of the transition time from 100 nanoseconds (ns) to 10
55 microseconds (µs). The assumed feedback capacitance in
this example is 0.26 femtofarad (fF).
As can be seen from FIG. 2, the output voltage (Vout)
varies by less than 250 mV over a very wide range of
transition times (from 100 ns to 10 µs). If the transition time
60 is designed to be 1µs, then when a typical 10 ns RC
propagation delay is added to it, the transition time of the
reset signal may vary across the pixel array from 1µs to 1.01
µs. As can be seen from FIG. 2, the CTIA output voltage
error will stay very nearly the same over this interval, thus
65 confirming that the CTIA circuit is not sensitive to propa-
gation delay variation of the reset signal (e.g., reset signal
RSTB 108).
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When the transition time is long, the output voltage error
is significantly less susceptible to variation in the transition
time across the pixel array (for example, due to RC propa-
gation delay). As an example, for a short transition time
(e.g., less than 50 ns), the corresponding output voltage error 5
would be much more adversely affected by an RC propa-
gation delay in the order of 10 ns than for a transition time
of 1µs. Therefore, the invention advantageously utilizes a
relatively slow transition time in order to render the output
voltage error of the CTIA pixels to be uniform across the l0
pixel array.
In addition to enhancing uniformity, increasing the tran-
sition time provides yet another advantage in that less charge
is injected into the inverting input port (Vdet) (because the 15
portion of charge that is deposited at the output voltage port
(Vout) increases). In one embodiment, the transition time
according to the invention is greater than 100 us. In certain
embodiments, the transition time may be greater than or
equal to 0.5 µs and less than or equal to 5µs. For example, 20
the transition time may be around 1µs. It should be noted
that, as seen in FIG. 2, the output voltage error for a
transition time of 1 ws is not zero, but slightly positive (about
180 mV). This is in fact advantageous for single-ended
CTIA implementations, in which the reset voltage level is 25
non-adjustable and may be a threshold below the supply
voltage. Having a slight positive output error means that
CTIA integration will start slightly above (e.g. 180 mV
above) the reset level. In this way, the CTIA output swing is
in fact increased. 30
FIG. 3A shows a CTIA circuit 300 having an n-bit DAC
314 for charge injection compensation. FIG. 3B is a series
of graphs showing a reset signal RSTB 308 and a compen-
sation signal COMP 310 for operating the CTIA circuit 300.
Although a single compensation capacitor (Cc 312) is pro- 35
vided in this embodiment, the compensation charge can be
fine-tuned by varying the output of the DAC 314. For the
n-bit DAC 314, 2^n possible compensation configurations
may be provided. For example, an 8-bit DAC can be utilized
to provide 256 levels of compensation. 40
As shown in FIG. 313, the compensation voltage value 311
is controlled by the output of the DAC 314. The DAC 314
has an input port configured to receive a digital signal
capable of having a plurality of combinations of bit values
for allowing control of and variation in the compensation 45
charge.
In the embodiment shown in FIG. 313, only the high
voltage value 311 is controlled by the DAC 314, and the low
voltage value is substantially equal to ground. In another
embodiment, the low voltage value may be controlled by the 50
DAC 314, while the high voltage value is substantially equal
to a high voltage value corresponding to Vdd supply. As
such, the invention advantageously allows charge compen-
sation to be fine-tuned to match the charge injection at the
inverting input port (Vdet). 55
In the embodiment in which the CTIA circuits 300 are
utilized in a pixel array (as discussed in further details with
respect to FIG. 9), a global or shared DAC can be used for
the pixel array. This significantly reduces the complexity and
the number of circuit elements utilized for charge compen- 60
sation.
FIG. 4A is a schematic diagram of a CTIA circuit 400
having compensation capacitors, each compensation capaci-
tor receiving a toggling compensation signal. None, some,
or all of the compensation capacitors can be toggled, in order 65
to vary the amount of compensation charge based on design
targets. This is discussed below with respect to the timing
10
diagrams shown in FIGS. 4134E, where all timing diagrams
refer to the CTIA circuit of FIG. 4A.
FIG. 4B is a timing diagram showing a reset signal and
toggling compensation signals for operating the CTIA cir-
cuit 400 of FIG. 4A according to one of various configura-
tions. Since all compensation capacitors are toggled in the
shown state of this embodiment, the maximum compensa-
tion charge (out of the 2^n possible configurations) is
applied. In other words, Cc(0) 412(0), Cc(1) 412(1), ... ,
Cc(n-1) 412(n-1) are all toggled because all of the com-
pensation signals (COMP(0) 410(0), COMP(1) 410(1), .. .
COMP(n-1) 410(n-1)) are toggling compensation signals
(none of them are static signals).
Alternatively, as shown in FIG. 4C, only the first com-
pensation capacitor receives a toggling compensation signal
COMP(0) 410(0) and the remaining compensation capaci-
tors are in a static state (receive static signals COMP(1)
410(0).... COMP(n-1) 410(n-1). If we assume that Cc(0)
410(0) is the smallest compensation capacitor, then mini-
mum charge compensation is applied.
The following example illustrates an advantage of this
configuration. Assuming Cc(1) 412(1) has twice the capaci-
tance of Cc(0) 412(0), and it is desirable to double the
compensation, COMP(0) 410(0) can be set to be a static
signal, while Cc(1) 412(1) receives a toggling compensation
signal COMP(1) 410(1), as shown in FIG. 4D. As a result,
compensation is doubled as compared with the embodiment
shown in FIG. 4C.
If a compensation capacitance is needed with three times
the compensation capacitance of the embodiment in FIG.
4C, then Cc(0) and Cc(1) can both be toggled, as shown in
FIG. 4E.
The foregoing configurations are discussed for illustration
purposes. The invention advantageously allows 2^n configu-
rations when n differently-sized capacitors are utilized. The
configurations enable advantageous design flexibility to fine
tune an effective value of compensation capacitance for the
CTIA circuits.
FIG. 5A is a schematic diagram of an alternative imple-
mentation of the CTIA circuit 500 that utilizes an NMOS
reset switch 506. FIG. 5B is a timing diagram showing a
reset signal 505 and compensation signals COMP(0)
510(0), .... COMP(n-1) 510(n-1) for operating the CTIA
circuit 500 of FIG. 5A. Because an NMOS reset switch 506
is utilized, the polarity of the signals is reversed as compared
with the embodiments discussed above with respect to
FIGS. 1A, 1B and 3A-4E. The reset signal RST 508 has a
first voltage value during the reset phase (e.g., Vdd supply),
and a second voltage value less than the first voltage value
(e.g., zero or ground) during the integration phase. The
toggling compensation signal of each compensation capaci-
tor is equal to a first compensation voltage value during the
reset phase and transitions to a second compensation voltage
value a fixed delay after the start of the integration phase.
The second compensation voltage value (e.g., Vdd supply)
is greater than the first compensation voltage value (e.g.,
zero or ground). In the configuration shown in FIG. 5B all
compensation capacitors are toggled. In other configura-
tions, one or more of the compensation capacitors may
receive a static signal.
The discussion now turns to exemplary implementations
using one or more DACs in order to control only the low
compensation voltage value, only the high compensation
voltage value, or both low and high compensation voltage
values.
FIG. 6A is a schematic diagram of a compensation signal
generator 600 having two DACs for controlling low and
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high compensation values for charge injection compensa-
tion. FIG. 6B shows a CMOS control signal and a compen-
sation signal, the former being the input and the latter the
output, of the compensation signal generator of FIG. 6A.
The toggling compensation signal COMP(i) 642 of at 5
least one of the one or more compensation capacitors toggles
between Vcomp_high 634a (a high compensation voltage
value) and Vcomp_low 634b (a low compensation voltage
value), where Vcomp_high 634a and Vcomp_low 634b are
the voltage outputs of DACs 632a and 632b, respectively. A io
compensation control signal comp—ctrl(i) 638, which may
be a CMOS signal (with high and low voltage values being
equal to the Supply rails), is the input to the compensation
signal generator. The output of the compensation signal
generator 600 is the toggling compensation signal COMP(i) 15
642, which has substantially the same timing as the com-
p—ctrl(i) 638.
The compensation control signal comp—ctrl(i) 638 con-
trols switching between the output of the first DAC 632a and
the output of the second DAC 632b. Namely, when com- 20
p_ctrl(i) 638 is high, switch 636a is closed and switch 636b
is open. This connects the toggling compensation signal
COMP(i) 642 to the output of the first DAC Vcomp_high
634a. When comp—ctrl(i) 638 is low, switch 636b is closed
and switch 636a is open. This connects the toggling com- 25
pensation signal COMP(i) 642 to the output of the Second
DAC Vcomp_low 634b. In FIG. 6A it is assumed that both
switches 636a and 636b are implemented as NMOS
switches. Therefore, switch 636b is driven by the opposite
phase of the compensation control signal comp—ctrl(i) 638, 30
where this opposite phase is generated by an inverter 640.
Alternatively, if switch 636a is a PMOS switch and switch
636b is a NMOS switch, then both switches 636a and 636b
can be driven by the compensation control signal comp ctrl
(i) 638. 35
FIGS. 7A and 7B show a compensation signal generator
700 having a DAC 732a for controlling a high compensation
voltage value for charge injection compensation. This
embodiment has similar operation and signal timing to the
embodiment discussed above with respect to FIGS. 6A and 40
613, except the second DAC 632b is replaced with a sub-
stantially constant low voltage value (ground 744).
FIGS. 8A and 8B show a compensation signal generator
800 having a DAC 832b for controlling a low compensation
voltage value for charge injection compensation. This 45
embodiment has similar operation and signal timing to the
embodiment discussed above with respect to FIGS. 6A and
613, except the first DAC 632a is replaced with a constant
voltage (Vdd Supply 846).
As discussed above with respect to FIGS. 4A-813, in some 50
embodiments the compensation charge is adjusted by having
multiple compensation capacitors and sending toggling
compensation signals to some of them and a static signal to
others. Another embodiment may use a single compensation
capacitor, but control one or both of the compensation 55
voltage values by means of one or two DACs as discussed
above with respect to FIGS. 3A, 3B and 6A-813. In alterna-
tive embodiments, both adjustment methods can be com-
bined by having multiple compensation capacitors that
receive toggling compensation signals whose upper and/or 60
lower compensation voltage values are controlled by DACs.
For example, using three compensation capacitors and a
5-bit DAC to drive the upper compensation voltage value
yield a total of 2^(3+5)=256 adjustment settings of the
compensation charge. 65
FIG. 9 is a schematic diagram of a pixel array 950 for a
CMOS image sensor, each pixel including a CTIA circuit
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900 according to an embodiment of the present invention.
There are k rows and j columns of pixels. The embodiment
shown in FIG. 9 illustrates an example that utilizes two
compensation signals per pixel (COMP(0) and COMP(1)). It
can be appreciated that this can be extended to include n
compensation signals as discussed above. The CTIA circuit
900 could be any of the CTIA circuits discussed above with
respect to FIGS. 1A, 113, and 3A-513. Each pixel may contain
additional devices or elements such as, but not limited to, a
source follower driver with a row select switch for pixel
readout.
For simplicity of illustration, only the compensation sig-
nals (COMPS) and the CTIA reset signals (RSTBs) are
shown in FIG. 9. A pixel of the pixel array 950 may contain
additional clock signals (such as row select), reference, bias,
read bus and supply lines. The vertical scanner 952 gener-
ates the COMP and RSTB signals for each row as well as
any other signals needed for pixel operation (for example
row select signals which are not shown). These signals can
be the same for each row (if a global shutter is utilized) or
be different from row to row (if a rolling shutter is utilized).
For example, in a rolling shutter image sensor the signal
RSTB<i+l> is delayed with respect to RSTB<i> by one row
read time, where i is any row between 0 and k-1.
The COMP signal drivers 954 condition the higher and
lower voltage values of the compensation signals. One or
both compensation voltage values may be adjustable (see
e.g., FIGS. 6A-813). The RSTB signal drivers 954 generate
a reset signal with a relatively slow transition time (e.g., a
slow RSTB rise time 109 for a CTIA using a PMOS reset
switch 106 or a RST fall time 509 for a CTIA using an
NMOS reset switch 506).
The reset and compensation signals are typically routed
across the pixel array 950 using clock routing lines made of
a conductive material such as metal. These clock routing
lines have certain resistance and capacitance per unit length,
which leads to an RC propagation delay. As set forth above
with respect to FIG. 113, one of the advantages of the
invention is that the RC propagation delays of the reset and
compensation signals do not cause a substantial variation in
the voltage error at the CTIA output voltage port (Vout) of
each pixel, and thus do not cause a substantial amount of
variation (or gradient) across the pixel array 950.
In one embodiment, the pixel array 950 may be utilized in
a hybrid implementation such that photodiodes are imple-
mented on a detector wafer that is separate from the CMOS
readout circuit wafer containing the CTIA circuits. Each
photodiode is connected (via indium interconnects or oth-
erwise) to the inverting input port (Vdet) of the amplifier of
a corresponding CTIA circuit.
In the hybrid implementation, the invention advanta-
geously allows the functionality of each CTIA circuit 900 to
be tested by varying the amount of charge compensation. As
explained earlier, this can be accomplished by toggling some
but not all compensation signals and/or by adjusting the high
and/or low compensation voltage level by means of a DAC.
This advantageously allows the CMOS readout circuit wafer
to be tested for functionality and yield prior to connection or
hybridization with a detector wafer (e.g., an infrared detector
wafer).
As set forth above, the invention advantageously allows
the reset transistor to be minimum-sized in order to sub-
stantially reduce or minimize the amount of charge depos-
ited at the inverting input port of the amplifier. The invention
advantageously allows the reset signals to have a slow
transition time which enhances uniformity across the pixel
array, and also reduces the amount of charge deposited by
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the reset switch at the inverting input port. In addition, the
compensation capacitor (preferably metal-oxide-metal
capacitor) can be implemented to provide less compensation
charge than the channel charge of a minimum-sized MOS
reset transistor. Notably, the compensation capacitor can 5
have a low capacitance value (for example, less than 2
femtofarads) and take a small layout area. The metal-oxide-
metal capacitors can be formed by running compensation
signal metal lines in proximity to a metal layer electrically
connected to the inverting input port of the amplifier. 10
A unique advantage of the invention is that a plurality of
compensation capacitors can be provided, each being either
toggled or in a static state, thereby allowing control of and
adjustability in the amount of charge compensation. Alter-
natively, or in addition, one or more DACs can be utilized 15
to adjust one or more compensation voltage values of the
toggling compensation signals in order to allow control of
and variation in the amount of charge compensation. In
addition, the invention provides a simple method of inject-
ing a signal at the inverting input port of the CTIA amplifier, 20
which can be beneficial for screening of defective pixels and
testing of the CTIA circuits before hybridization to a detec-
tor layer.
The invention described above can be implemented for
high-gain CTIA pixels (e.g., with feedback capacitance of 2 25
IF or less). The invention can be further utilized in low light
level image sensors, sensors for adaptive optics, Time Delay
Integration (TDI) scanners, and in image sensors for X-ray
spectroscopy such as for SMART-X (Square Meter, Aresec-
ond Resolution X-ray Telescope). 30
Exemplary implementations of the disclosure have been
disclosed in an illustrative style. Accordingly, the terminol-
ogy employed throughout should be read in a non-limiting
manner. Although minor modifications to the teachings
herein will occur to those well versed in the art, it shall be 35
understood that what is intended to be circumscribed within
the scope of the patent warranted hereon are all such
implementations that reasonably fall within the scope of the
advancement to the art hereby contributed, and that that
scope shall not be restricted, except in light of the appended 40
claims and their equivalents.
The invention claimed is:
1. A capacitive trans-impedance amplifier circuit with
charge injection compensation, comprising: 45
an amplifier having at least an inverting input port and an
output port;
a feedback capacitor connected between the inverting
input port of the amplifier and the output port of the
amplifier; 50
a reset switch, implemented as a MOS transistor having a
gate terminal, a source terminal and a drain terminal,
the source terminal and the drain terminal being con-
nected between the inverting input port and the output
port of the amplifier, and the gate terminal being 55
controlled by a reset signal, wherein the reset switch is
configured to be in a closed or active state for estab-
lishing a conductive path between the inverting input
port of the amplifier and the output port of the amplifier
during a reset phase, and configured to be in an open or 60
inactive state during an integration phase;
a photodiode directly connected to the inverting input port
of the amplifier; and
one or more compensation capacitors that are configured
to provide a total compensation charge that has an 65
opposite polarity of a charge injected by the reset
switch at the inverting input port, wherein each com-
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pensation capacitor is not implemented as a gate oxide
or a MOS capacitor, and each compensation capacitor
having:
a first port connected to a compensation signal that is a
static signal or a toggling compensation signal that
toggles between a first compensation voltage value
and a second compensation voltage value, and
a second port connected to the inverting input port of
the amplifier.
2. The capacitive trans-impedance amplifier circuit of
claim 1, wherein
the reset switch is a PMOS transistor,
the reset signal has a first voltage value during the reset
phase, and a second voltage value greater than the first
voltage value during the integration phase,
the toggling compensation signal of each compensation
capacitor is equal to the first compensation voltage
value during the reset phase and transitions to the
second compensation voltage value a fixed delay after
a start of the integration phase, and
the first compensation voltage value is greater than the
second compensation voltage value.
3. The capacitive trans-impedance amplifier circuit of
claim 1, wherein
the reset switch is an NMOS transistor,
the reset signal has a first voltage value during the reset
phase, and a second voltage value less than the first
voltage value during the integration phase,
the toggling compensation signal of each compensation
capacitor is equal to the first compensation voltage
value during the reset phase and transitions to the
second compensation voltage value a fixed delay after
a start of the integration phase, and
the second compensation voltage value is greater than the
first compensation voltage value.
4. The capacitive trans-impedance amplifier circuit of
claim 1, wherein at least one of the one or more compen-
sation capacitors is a metal-oxide-metal capacitor including
routing metals separated by an oxide material, and having at
least one of a lateral finger structure or a vertical structure
with two metal layers separated by an oxide layer.
5. The capacitive trans-impedance amplifier circuit of
claim 1, wherein the second port of each compensation
capacitor is directly connected to the inverting input port of
the amplifier.
6. The capacitive trans-impedance amplifier circuit of
claim 1, wherein at least one of the one or more compen-
sation capacitors is implemented as a metal-oxide-poly
capacitor that includes an oxide layer that is used as an
isolation layer between a routing metal and a polysilicon
layer.
7. The capacitive trans-impedance amplifier circuit of
claim 1, wherein the photodiode is biased to generate a
photocurrent upon receiving photons.
8. The capacitive trans-impedance amplifier circuit of
claim 1, wherein a lower voltage value of the first compen-
sation voltage value or the second compensation voltage
value is substantially equal to ground.
9. The capacitive trans-impedance amplifier circuit of
claim 1, wherein a greater voltage value of the first com-
pensation voltage value or the second compensation voltage
value is substantially equal to a voltage value of a voltage
supply of the capacitive trans-impedance amplifier circuit.
10. The capacitive trans-impedance amplifier circuit of
claim 1, wherein the one or more compensation capacitors
are a plurality of compensation capacitors configurable to
collectively produce a compensation charge deposited at the
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inverting input port of the amplifier, the compensation
charge being controlled by a number of the plurality of
compensation capacitors that receive the toggling compen-
sation signal, thereby allowing control of and variation in the
compensation charge.
11. The capacitive trans-impedance amplifier circuit of
claim 1, wherein at least one of the first compensation
voltage value or the second compensation voltage value is
generated by one or more digital-to-analog converters
(DACs), and
the one or more DACs has an input port configured to
receive a digital signal capable of having a plurality of
combinations of bit values for allowing control of and
variation in a compensation charge deposited at the
inverting input port of the amplifier.
12. The capacitive trans-impedance amplifier circuit of
claim 11, wherein at least one of the one or more DACs
controls only one of the first compensation voltage value or
the second compensation voltage value, and the other com-
pensation voltage value is substantially equal to ground or a
voltage value of a voltage supply of the capacitive trans-
impedance amplifier circuit.
13. The capacitive trans-impedance amplifier circuit of
claim 1, wherein
the toggling compensation signal of at least one of the one
or more compensation capacitors is generated using a
first DAC configured to output the first compensation
voltage value and a second DAC configured to output
the second compensation voltage value, and
a compensation control signal having substantially same
timing as the toggling compensation signal and that
controls switching between the output of the first DAC
and the output of the second DAC, such that the
toggling compensation signal is equal to the first com-
pensation voltage value generated by the first DAC
during the reset phase and transitions or switches to the
second compensation voltage value generated by the
second DAC a fixed delay after a start of the integration
phase.
14. The capacitive trans-impedance amplifier circuit of
claim 1, wherein the one or more compensation capacitors
are a plurality of binary-scaled compensation capacitors.
15. The capacitive trans-impedance amplifier circuit of
claim 1, wherein a transition time of the reset signal from the
reset phase to the integration phase is such that the charge
injected by the reset switch at the inverting input port
decreases.
16. A pixel array for a CMOS image sensor, the pixel
array having a plurality of pixels arranged in a plurality of
rows and a plurality of columns, each pixel including a
capacitive trans-impedance amplifier circuit, each capacitive
trans-impedance amplifier circuit comprising:
an amplifier having at least an inverting input port and an
output port;
a feedback capacitor connected between the inverting
input port of the amplifier and the output port of the
amplifier;
a reset switch, implemented as a MOS transistor having a
gate terminal, a source terminal and a drain terminal,
the source terminal and the drain terminal being con-
nected between the inverting input port and the output
port of the amplifier, and the gate terminal being
controlled by a reset signal, wherein the reset switch is
configured to be in a closed or active state for estab-
lishing a conductive path between the inverting input
port of the amplifier and the output port of the amplifier
during a reset phase, and configured to be in an open or
inactive state during an integration phase;
16
a photodiode directly connected to the inverting input port
of the amplifier; and
one or more compensation capacitors that are configured
to provide a total compensation charge that has an
5 opposite polarity of a charge injected by the reset
switch at the inverting input port, each compensation
capacitor is not implemented as a gate oxide or a MOS
capacitor, and each compensation capacitor having:
a first port connected to a compensation signal that is a
10 static signal or a toggling compensation signal that
toggles between a first compensation voltage value
and a second compensation voltage value, and
a second port connected to the inverting input port of
the amplifier.
15 17. The pixel array of claim 16, wherein the one or more
compensation capacitors are a plurality of compensation
capacitors,
each toggling compensation signal of one of the plurality
of compensation capacitors has substantially same tim-
20 ing as toggling compensation signals of other compen-
sation capacitors of the plurality of compensation
capacitors, and
at least two or more of the plurality of compensation
capacitors are binary scaled.
18. The pixel array of claim 16, wherein the photodiode
25 is implemented on a detector wafer and biased to generate a
photocurrent upon receiving photons.
19. A capacitive trans-impedance amplifier circuit with
charge injection compensation, comprising:
an amplifier having at least an inverting input port and an
30 output port;
a feedback capacitor connected between the inverting
input port of the amplifier and the output port of the
amplifier;
a reset switch, implemented as a MOS transistor having a
35 gate terminal, a source terminal and a drain terminal,
the source terminal and the drain terminal being con-
nected between the inverting input port and the output
port of the amplifier, and the gate terminal being
controlled by a reset signal, wherein the reset switch is
configured to be in a closed or active state for estab-
40 lishing a conductive path between the inverting input
port of the amplifier and the output port of the amplifier
during a reset phase, and configured to be in an open or
inactive state during an integration phase; and
two or more compensation capacitors, wherein at least
45 one of the two or more compensation capacitors com-
pensation capacitor is a metal-oxide-metal capacitor
including routing metals separated by an oxide mate-
rial, and having at least one of a lateral finger structure
or a vertical structure with two metal layers separated
50 by an oxide layer, and each compensation capacitor
having:
a first port connected to a compensation signal that is
electrically separate from any other compensation
signal connected to a first port of any other compen-
sation capacitor, the compensation signal being a
55 static signal or a toggling compensation signal that
toggles between a first compensation voltage value
and a second compensation voltage value, and
a second port connected to the inverting input port of
the amplifier.
60 20. The capacitive trans-impedance amplifier circuit of
claim 19, wherein each toggling compensation signal of the
two or more capacitors has substantially same timing as
other compensation capacitors of the two or more capacitors.
